INTRODUCTION
High efficiency and high power density are always being pursued rigorously in advanced power conversions for all forms of consumer electronics. High switching frequency is the major catalyst for size reduction, but it is seemly at the detriment of efficiency when using silicon-based devices. The emerging gallium nitride (GaN) power devices have a much lower gate charge and lower output junction capacitance than silicon MOSFETs, and therefore are capable of operating the switching frequency 10 times higher. GaN devices seem to be the game changing devices in the applications such as point of load converters, off-line switching power supplies, battery charger and motor drives [1] - [7] . To realize the benefits of GaN devices resulting from significantly higher operating frequency, a number of issues have to be addressed, such as converter topology, magnetics, control, packaging, and thermal management.
The high voltage GaN devices can be categorized into two types: enhancement mode and depletion mode. One of the desirable features for enhancement mode GaN devices is gate overdrive protection. The recommended gate drive voltage is close to the breakdown voltage which requires dedicated driving circuit design to avoid device failure. For depletion mode GaN devices, a low-voltage Si MOSFET is typically connected in series to control the on-off state of high voltage GaN device, which is well known as cascode structure and is shown in Fig. 1 with all junction capacitors been marked. The external driving circuit is simple with sufficient margin. The evaluations and applications of cascode GaN have been studied in literatures [8] - [17] . Compared to the enhancement mode GaN devices, the cascode GaN devices have smaller turn-off loss at higher current condition due to intrinsic current source turn-off mechanism [12, 14] . This feature makes cascode GaN devices very attractive in PWM converter with high turn-off current applications, such as totem-pole bridgeless PFC [6, 15] .
In the cascode configuration, interaction between the two devices may result in instability due to the large package parasitic inductance [18] . Advanced package method, such as chip-on-chip technique, can dramatically reduce the package inductance and avoid instability [8] . On the other hand, junction capacitances of the two devices also play an important role in the dynamic performance of the cascode device. The capacitance charge of high voltage GaN device is typically larger than the low-voltage silicon MOSFET. Capacitance mismatch between the high voltage GaN and the low voltage Si MOSFET may induce several undesired features, such as Si MOSFET reaches avalanche during turn-off transition in every switching cycle, and the high voltage GaN switch loses zerovoltage switching (ZVS) turn-on internally even when a ZVS technique is applied [16] . These issues can be solved by adding an additional capacitor in parallel with the drain-source terminals of Si MOSFET to compensate the capacitance mismatch [16] . This solution may slightly increase the turn-off switching loss, but in general, the switching loss is negligible due to intrinsic current source turn-off mechanism [12, 13] . This paper presents another issue related to the capacitance mismatch in the cascode GaN devices which would cause device and circuit failure. The parasitic ringing during turn-off transition may trigger the GaN device to internally turn on at high current condition. The parasitic resonant impedance network changes when GaN is turned on and it absorbs more energy from source. The resonant amplitude gradually increases and becomes divergent oscillation. This phenomenon may result in cascode GaN device and other circuit components failure. This failure mode can be theoretically avoided by the same method proposed in literature [16] . However, the packaging of the additional capacitor is critical to the failure. The detailed illustration of the divergent oscillation is presented in section II. The analysis of different packaging impact on the failure mode is presented in section III. Finally, the theoretical analysis is validated by experimental results shown in section IV. It is worthwhile to point out that the theoretical analysis and proposed solution are applicable to all kind of cascode devices.
II. ANALYSIS OF DIVERGENT OSCILLATION ISSUE
To better understand the divergent oscillation issue, Si MOSFET avalanche and GaN internally turn on mechanism in the cascode device with capacitance mismatch should be briefly reviewed first. A boost converter is used as an example which is shown in Fig. 2 . The bottom switch is the cascode GaN device. 
A. Si MOSFET avalanche and GaN internally turn on mechanism in
cascode structure [16] The key waveforms of Si MOSFET reaching avalanche during turn off transition is shown in Fig. 3 and the simplified equivalent circuits are shown in Fig. 4 . The turn-off signal is applied at t 0 , and C OSS_Si and C GS_GaN are charged up in parallel by turn off current flowing through the channel of GaN until GaN is pinched off at t 2 when V DS_Si which is also V GS_GaN with inverse polarity reaches -V TH_GaN . During stage II (t 2~t3 ), C DS_GaN is charged in series with C OSS_Si and C GS_GaN . When V DS_Si is driven to avalanche voltage V A at t 3 , V DS_GaN only rises up to V 1 , which is lower than its steady state voltage V O -V A . The amount of charge stored in C DS_GaN during t 2~t3 is defined as Q II which is the same with the charge stored in C OSS_Si and C GS_GaN . After t 3 , Si MOSFET stays in the avalanche status. C DS_GaN is charged through avalanche path independently and the amount of charge during stage III is defined as mismatched charge Q III . This amount of charge flows through the avalanche path, and it causes additional loss which is proportional to the mismatch charge, switching frequency, and avalanche voltage.
The ZVS turn-on transition is the reverse process of turnoff transition. The key waveforms are shown in Fig. 5 and the equivalent circuits are shown in Fig. 6 . During t 0~t1 , C DS_GaN is discharged in series with C OSS_Si and C GS_GaN . When V DS_Si decreases to V TH_GaN at t 1 , V DS_GaN only decreases to V 2 . Total charge being discharged during this period is Q II , which is exactly the same as the charge stored during stage II of turn-off process. After t 1 , GaN switch is triggered to turn on internally, and remaining charge Q III is dissipated through the channel directly. After all the charge been dissipated, the remaining external current continues to discharge C OSS_Si and C GS_GaN to almost 0V. The waveform of V DS_GaN makes the terminal waveform of the cascode GaN device appear to have ZVS turnon. However, the majority of the energy stored in C DS_GaN is actually dissipated internally due to a mismatch in charge. This phenomenon always occurs, regardless of what kind of ZVS techniques are applied. The internal switching loss is related to the mismatch charge and switching frequency.
B. Divergent oscillation issue of cascode GaN device under high current turn-off condition
The Si MOSFET avalanche and GaN internal switching loss may increase the additional loss significantly. The divergent oscillation caused by the capacitance mismatch may be fatal to the device and circuit. The key waveforms of divergent oscillation are shown in Fig. 7 and the simplified equivalent circuits are shown in Fig. 8 . Turn off process is the same as mentioned above in section II-A. After Si MOSFET reaches avalanche, V DS_GaN is charged up to V peak , and turn off transition is over. Junction capacitance resonates with L P and the initial voltage of V DS_GaN and V DS_Si is V peak and V A respectively. The initial oscillation current of L P is 0A. Ideal oscillation waveforms are the dash lines shown in Fig. 7 . Detailed operation are described as follows:
[t 0 -t 1 ]: L P resonates with two capacitance branches. Branch I is C DS_GaN in series with C OSS_Si and C GS_GaN . Equivalent capacitance value of this branch C equ is shown in equation (1) . Branch II is C GD_GaN . The equivalent circuit of this period is shown in Fig. 8(a) . C DS_GaN is discharged in series with C OSS_Si and C GS_GaN by part of the loop inductance current i LP during this stage, and very similar to the stage I of ZVS turn on process shown in Fig. 6a . State equations of this period is shown in equation (2), in which V DS is the drain-source terminal voltage of bottom switch, and R L is the total loop resistance including on-resistance of top switch and current shunt. With large enough ringing amplitude, at t 1 instant, V DS_Si reaches -V TH_GaN , while V DS_GaN only drops ΔV, which is smaller than the ideal resonant peak-peak amplitude. The charge removed in capacitance branch I during this stage is Q II which is the same charge stored during stage II of turn off process mentioned above.
(2) [t 1 -t 2 ]: After t 1 , GaN is internally turned on and C DS_GaN is bypassed by GaN channel directly. Therefore, the loop inductance L P only resonates with branch II C GD_GaN and the resonant structure changes to Fig. 8(b) . State equations of this period is shown in equation (3) . The resonant period reduces due to smaller capacitance, and characteristic impedance becomes larger. With the same current and voltage initial conditions at t 1 , larger characteristic impedance means larger resonant amplitude of capacitance voltage. So, the voltage drop of V DS increases compared with ideal case. V GS_GaN remains almost constant during this stage with the same reason described in [16] . Although C DS_GaN does not participate in oscillation during [t 1 -t 2 ], V DS_GaN and V GD_GaN still satisfy the KVL law which is shown in equation (4) . Therefore, at t 2 , i LP reaches 0A, and V DS_GaN reaches the valley point which is lower than the ideal case.
[t 2 -t 3 ]: After t 2 , the next oscillation period starts. The value of V DS_Si , V DS_GaN and i LP at t 2 instant become the initial conditions of the next oscillation cycle. V DS_Si reaches avalanche at t 3 , and the charge stored in C DS_GaN during this period is Q II , which is the same as the charge removed during [t 0 -t 1 ].
[t 3 -t 4 ]: V DS_Si stays in avalanche region and V DS_GaN continues increasing to the second peak value V peak2 . V peak2 should be larger than V peak , and the resonant current also increases due to lower voltage initial condition.
[t 4 In the following oscillation periods, GaN is internally turned on in every oscillation cycle and each turn on instant moves earlier compared to previous cycle. The ringing amplitude of V DS_GaN and i LP increase cycle by cycle due to resonant structure change, and the oscillation eventually becomes divergent.
III. EFFECTIVE SOLUTION TO AVOID DIVERGENT OSCILLATION FOR CASCODE GAN DEVICES
Based on the analysis above, the fundamental reason of the divergent oscillation issue is the capacitance mismatch between Si MOSFET and GaN in cascode configuration. It is triggered by parasitic ringing at certain amplitude which is determined by turn-off current, loop inductance and junction capacitance.
One way to avoid the divergent oscillation is to parallel RC snubber circuit to suppress the voltage spike and damp the parasitic ringing which is a common practice for devices switching at high current. The simulation results comparison is shown in Fig. 9 . It is obvious that the divergent oscillation occurs at 31A without RC snubber circuit, while the devices can safely switch 70A and above with RC snubber circuit. The power dissipation on the RC snubber circuit is around 10uJ which is acceptable for the switching frequency lower than few hundreds of kHz. The power dissipation becomes significant at MHz frequency range which requires bulky resistance. Moreover, the Si MOSFET avalanche and GaN internal switching loss cannot be solve by adding snubber circuit, which also induce significant loss at high frequency.
A fundamental solution to compensate the capacitance mismatch by adding an additional capacitor C X is proposed in literature [16] . The Si MOSFET avalanche and GaN internal switching loss can be effectively eliminated. This method will not increase the driving loss and only has very little impact on the turn off loss. As mentioned in section II-A, the total mismatched charge in the cascode device is Q III . The required minimum value of C X should satisfies the expression as shown below:
Considering all the parasitic inductance induced by adding C X , the position of C X is critical to achieve optimal performance. The Si MOSFET is on top of GaN switch source pad in order to reduce inter-connect parasitic inductance. The C X is on side of GaN switch in packaging A and on top of GaN switch source pad in packaging B, respectively. As shown in the diagram of packaging A, one terminal of the external capacitor C X is connected to GaN source pad through L CX1 . The other terminal is connected to one of the GaN switch gate pad through L CX2 , and then connected to the source pad of Si MOSFET through L int . It is noticed that L int is connected through the other gate pad of GaN switch for easy wire bonding consideration. Actually the packaging A is used to demonstrate the benefits of the proposed solution in literature [16] . In packaging B, one terminal of C X is connected directly to the source pad of GaN switch, and the other terminal is connected to the source pad of Si MOSFET through L CX2 . It is obvious that packaging B has much smaller parasitic inductance. The equivalent circuit considering the parasitic inductance is shown in Fig. 11 . Fig. 12(a) . i off_1 is the turn-off current flowing through C GD_GaN and C GS_GaN . i off_2 is the current charging C X . i off_3 is the current flowing through Si MOSFET branch. C X value is typically much larger than any other junction capacitance, therefore, i off_2 is much higher than i off_3 . It is worthwhile to point out that C DS_GaN is typically much larger than C GD_GaN due to the nonlinear characteristic of GaN junction capacitances. As a result, i off_2 is also much larger than i off_1 . In packaging B, C X is on the left side of L int . Only i off_1 flows through Lint during turn off period, while i off_2 directly flow to the source of Si MOSFET. Equivalent circuit is shown in Fig. 12(b) .
It is obvious that packaging B reduces the current flowing through L int which induces less voltage drop V Lint . V GS_GaN is the sum of V DS_Si and V Lint . Smaller V Lint results in smaller resonant amplitude in the GaN gate loop, and as a result, V GS_GaN is far from touching turn-on threshold value which is the trigger of divergent oscillation. Therefore, packaging B is preferred for cascode GaN operating at high current turn-off condition.
IV. EXPERIMENT VALIDATION AND DISCUSSION
To validate the analysis of divergent oscillation and the proposed solution for cascode GaN device, two cascode GaN devices are fabricated with the two packaging diagram mentioned in section III, as shown in Fig. 13 . The 600V normally- on GaN switch with 35A continuous current capability is provided by Transphorm Inc. The threshold voltage is around -20V and the maximum source-gate voltage is around -40V. Therefore a 30V Si MOSFET is selected to control the on/off state of the GaN as well as to protect the GaN gate by clamping the source-gate voltage of the GaN to the avalanche value of the Si MOSFET, which is 30V. Another criterion for choosing the Si MOSFET is to minimize the driving loss at high frequency. Therefore the junction capacitance of this 30V Si MOSFET is usually much smaller than the GaN switch. The estimated mismatch charge is about 33nC, and therefore, a 3.6nF capacitor is added according to (5) . The Si MOSFET avoids avalanche and the GaN switch achieves true ZVS with the additional capacitor .The experimental verification will not be repeat here. The evaluation of high current turn off condition is carried on double-pulse-test circuit. Input voltage is 400V. Fig.14 shows the experimental waveforms of different packaging approach. Fig. 14(a) shows that the packaging A without C X occurs divergent oscillation at 30A turn off condition. The packaging A with C X can switch to slightly higher turn off current, but it still occurs divergent oscillation at 33A turn-off condition as shown in Fig. 14(b) . The major reason is the position of C X as mentioned in section III. The prototype using packaging B approach can successfully switch under 40A turn off condition without oscillation as shown in Fig. 14(c) . In order to further reduce the power loop inductance, a halfbridge module is fabricated, as shown in Fig. 16 . The loop inductance reduces about 50% compared to the one with two discrete devices. The devices are capable to switch at 54A turnoff current, as shown in Fig. 17 . The proposed solution of adding C X at right position can significantly extend the high turnoff current capability. Cascode structure is widely used for high voltage normallyon GaN devices. However, the capacitance mismatch between GaN switch and Si MOSFET may result in divergent oscillation issue at high current turn-off condition. The amplitude of voltage ringing formed by loop inductance and junction capacitance may exceed the threshold and trigger GaN internally turn on mechanism during ringing period after cascode device is turned off, and therefore leads to a divergent oscillation. Adding an additional capacitor C X in parallel with Si MOSFET can compensate the mismatched charge and solve the problem. Considering all the parasitic inductances induced by adding C X , the position of C X is critical to achieve optimal performance. Experiments results validate the theoretical analysis and effectiveness of proposed method. The proposed method extends the high current turn-off capability and improves device performance significantly.
It is worthwhile to point out that the theoretical analysis and proposed solution are applicable to all kind of cascode devices.
